


A55iCafe

Revision: G/A 1.01


AMD FM1 + Hudson-D2 ATX



System Regulator	
INPUT	OUTPUT
+5VSB	+3VSB
+3VSB	+1.1VSB
+3V	+1.8V
VCCM	VTT_DDR
VCCM	+1.1VSB
+1.8V	+1.5V
+3VSB	+1.2V_HT
+3VSB	+1V
+5V_DUAL	+3V_DUAL
PAGE:30,48	


PCB LAYER
L1 : Component (S1)
L2 : VCC
L3 : GND
L4 : Solder (S4)

CPU HyperTransport Interface










<Variant Name>




CS[0:3]	7	U_CS[0:3]	9
MAA[0:15]	7	U_MAA[0:15]	9
DQS[0:8]	7	U_DQS[0:8]	9
DQS[0:8]	7	U_DQS[0:8]	9
DQM[0:8]	7	U_DQM[0:8]	9
MA_CLK[0:3]	7	MB_CLK[0:3]	9
MA_CLK[0:3]	7	MB_CLK[0:3]	9



CPU Control & Debug Interfaces











3D LCS Glasses




<Variant Name>

Processor Power & Ground


C561, C644, C87, C88, C679, C177,
C533, C534, C535, C536, C539, C537,
C629, C630, C111, C649, C650, C637, C636
11G235222625030
MLCC 22UF/6.3V (0805) X5R 20%






For CPU HyperTransport Interface via



<Variant Name>



C567, C564, C562, C554, C565, C640, C641
11G235222625030
MLCC 22UF/6.3V (0805) X5R 20%




<Variant Name>

ASRock		Title : M3_GOUND	
ASRock Inc.		Engineer: <i>Ting-Jun Fu</i>	
Size	Project Name	A55icafe	Rev
Custom			1.01
Date: Monday, July 25, 2011		Sheet	6 of 46

DDR SLOT1

DDR SLOT3



**ASRock**

Title : DDR3 DIMM1&3

ASRock Inc.

Engineer: Ting-Jun Fu

Size A3

Project Name A55icafe


Date: Monday, July 25, 2011

Rev 1.01


Sheet 7 of 46

10 D3_VREFDQ
10 D3_VREFCA


If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.





If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.



If you don't use
MEM_WARN, please
connect PIN2 and
PIN121 to GND.




If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.



If you don't use
MEM_WARN, please
connect PIN2 and
PIN121 to GND.

If you don't use
MEM_WARN, please
connect PIN2 and
PIN121 to GND.




For one channel use.
Delete this block if you
want to design one
DIMM/channel.


With AMT W/O AMT
+3V_CL +3V
S0~S5有電 S0有電

<Variant Name>

DDR SLOT2





DDR SLOT4



8 D3_VREFDQ
8 D3_VREFCA



If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.



If you don't use
MEM_WARN, please
connect PIN2 and
PIN121 to GND.


If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.

If you don't use
MEM_WARN, please
connect PIN116 and
PIN 239 to GND.



If you don't use
MEM_WARN, please
connect PIN2 and
PIN121 to GND.


DIMM_A1B: CLOSEST TO CPU
COLOR: BLACK
TYPE : 15U"



For one channel use.
Delete this block if you
want to design one
DIMM/channel.

With AMT W/O AMT
+3V_CL +3V
S0-S5有電 S0有電


<Variant Name>



REQUIRED STRAPS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPCCLK0	LPCCLK1	RTC_CLK	EC_PWM2	PCI_AD24
PULL HIGH	Allow PCIe Gen2 DEFAULT	Enabled Debug straps	NON-FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED	S5+ DISABLE DEFAULT	ROM TYPE: H = LPC ROM	Default PCIe straps
PULL LOW	Force PCIe Gen1	Disabled Debug straps DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	S5+ ENABLE	L = SPI ROM DEFAULT	EEPROM PCIe straps DEFAULT

<Variant Name>



<Variant Name>

ASRock

ASRock Inc.

Title : CLOCK

Engineer: Ting-Jun_Fu

Size

A3

Project Name



A55iCafe

Rev

1.01

Date: Monday, July 25, 2011

Sheet 16 of 46




<Variant Names>

ASRock		Title : PCIE SLOT	
ASROCK Inc.		Engineer: Ting-Jun_Fu	
Size B	Project Name A55icafe		Rev 1.01
Date: Monday, July 25, 2011		Sheet 18	of 46





3


		Title : Etron USB3-1	
<small>ASRock Inc.</small>		Engineer: Ting-Jun_Fu	
<small>Size</small> A3	<small>Project Name</small> A55iCafe		<small>Rev</small> 1.01
<small>Date: Monday, July 25, 2011</small>		<small>Sheet 20 of 46</small>	




<Variant Name>



		Title : USB_PORT	
ASROCK Inc.		Engineer: Ting-Iun Fu	
Size	Project Name	Rev	
A3	A55icafe	1.01	
Date: Monday, July 25, 2011		Sheet	21 of 46








For EMI




<Variant Name>


Ring










Speak



FRONT PANEL



S3




<Variant Name>


ASRock Title : POK_DUALSW
ASRock Inc. Engineer: Ting-Jun_Fu

Size	Project Name	A55iCafe	Rev
Custom			1.01


Date: Monday, July 25, 2011 Sheet 25 of 46




+3VSB --> +1.1VSB




VCCM --> VTT_DDR



1.5V --> +1.1V_SB_Core




+5VSB --> +3VSB






<Variant Name>

S5+ control by FCH : no mount




+1.5V --> +1.2V_HT

26 VLDT_REF << VLDT_REF
26 +1.1V_VLDTFB << +1.1V_VLDTFB
26 +1.1V_VLDTDRV << +1.1V_VLDTDRV





OV2#	OV1#	Voltage
H	H	1.102
H	L	1.194
L	H	1.313
L	L	1.404

Default



<Variant Name>





$0.8 * (3.74 + 4.99) / 4.99 = 1.4V$

(Power-On default 1.1V)

OV3#	OV2#	OV1#	Voltage
H	H	H	1.09
H	H	L	1.19
H	L	H	1.30
H	L	L	1.40
L	H	H	1.48
L	H	L	1.58
L	L	H	1.69
L	L	L	1.79

<Variant Name>

ASRock™

ASROCK Inc.

Size Custom

Date: Monday, July 25, 2011














Title : 1.1V switching










Engineer: Ting-Jun Fu

Project Name A55icafe



Sheet 29 of 46

Rev 1.01







BOX Header
USB 6, 7










BOX Header
USB 8, 9




BOX Header


USB10, 11



USB 2, 3





USB 4, 5





<Variant Name>

		Title : SW DVI	
ASROCK Inc.		Engineer: Ting-Jun Fu	
Size	Project Name	Rev	
Custom	A55icafe	1.01	
Date: Monday, July 25, 2011		Sheet 34	of 46





KB/MOUSE

***TPM***











<Variant Name>







TO RS880D
TO SLI_SWITCH





3 PIN FAN Control


3 PIN FAN Control



<Variant Name>


ASRock		Title : FAN	
ASROCK Inc.		Engineer: Ting-Jun Fu	
Size	Project Name	Rev	
Custom	A55icafe	1.01	
Date: Monday, July 25, 2011	Sheet	39	of 46

4,11 APU_RST#
 4 CPU_DBREQ_L
 4 CPU_DBRDY
 4 CPU_TCK
 4 CPU_TMS
 4 CPU_TDI
 4 CPU_TRST_L
 4 CPU_TDO




<Variant Name>

		Title : ACC & EUP & IOT	
ASROCK Inc.		Engineer: Ting-Jun Fu	
Size B	Project Name A55icafe		Rev 1.01
Date: Monday, July 25, 2011	Sheet	40	of 46










<Variant Name>


		Title : PCI E4	
ASROCK Inc.		Engineer: Ting-Jun Fu	
Size	Project Name	Rev	
A3	A55tcafe	1.01	
Date: Monday, July 25, 2011		Sheet	41 of 46




4	DVI_TXP2	R5681	1	2	00hm	r0603	h24	CON TMDS_2
4	DVI_TXN2	R5682	1	2	00hm	r0603	h24	CON TMDS_#2
4	DVI_TXP1	R5679	1	2	00hm	r0603	h24	CON TMDS_1
4	DVI_TXN1	R5680	1	2	00hm	r0603	h24	CON TMDS_#1
4	DVI_TXP0	RT5886	1	2	00hm	r0603	h24	CON TMDS_0
4	DVI_TXN0	RT5885	1	2	00hm	r0603	h24	CON TMDS_#0
4	DVI_CLKP	R5684	1	2	00hm	r0603	h24	CON TMDS_CLK
4	DVI_CLKN	R5685	1	2	00hm	r0603	h24	CON TMDS_CLK#

co-lay with choke
900hm/100Mhz (09G092090100)







<Variant Name>

		Title : Quick Switch	
ASROCK Inc.		Engineer: Ting-Iun Fu	
Size	Project Name	Rev	
A3	A55icafe	1.01	
Date: Monday, July 25, 2011		Sheet	44 of 46


For EMI




Close to ASM106x






SPI ROM







H/W Strapping






SATA PORT A&B






Close to ASM106x



Power up sequence



Reserve internal 1.2V voltage



H61M/U3S3

ASRock		Title : SATA3 IC & Con.	
ASRock Inc.		Engineer: Ting-Jun_Fu	
Size	Project Name	H61M/U3S3	
Custom		Rev 1.01	
Date: Monday, July 25, 2011	Sheet 46	of 46	